

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
4 November 2004 (04.11.2004)

PCT

(10) International Publication Number
WO 2004/095530 A2

- (51) International Patent Classification⁷: **H01L**
- (21) International Application Number:
PCT/US2004/006077
- (22) International Filing Date: 17 March 2004 (17.03.2004)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
60/458,407 31 March 2003 (31.03.2003) US
- (71) Applicant (for all designated States except US): **TOKYO ELECTRON LIMITED [JP/JP]**; TBS Broadcast Center, 3-6 Akasaka 5-Chrome, Minato-Ku, Tokyo 107-8481 (JP).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **ESCHER, Gary** [US/US]; 29 Gallant Drive, Hampstead, NH 03841 (US). **ALLEN, Mark, A.** [US/US]; 18 Winthrop Street, Essex, MA 01929 (US). **KUDO, Yasuhisa** [JP/JP]; c/o Tokyo Electron limited, 3-6, Akasaka 5-chome, Minato-ku, Tokyo 107-8481 (JP).
- (74) Agent: **SACHAR, Surinder**; Oblon, Spivak, McClelland, Maier & Neustadt, P.C., 1940 Ducke Street, Alexandria, VA 22314 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**
— without international search report and to be republished upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A METHOD FOR ADJOINING ADJACENT COATINGS ON A PROCESSING ELEMENT

(57) Abstract: Two or more coatings applied to processing elements of a plasma processing system are treated with protective barriers or coatings. A method is described for adjoining two or more coatings on the processing element. Having applied a first protective barrier, a portion of the first protective barrier is treated. A second protective barrier is then applied over at least a portion of a region to which the first protective barrier was applied.

BEST AVAILABLE COPY

A METHOD FOR ADJOINING ADJACENT COATINGS ON A PROCESSING ELEMENT

Cross-Reference to Related Applications

[0001] This application claims priority to and is related to U.S. Provisional Application serial no. 60/458,407, filed on March 31, 2003, which is related to co-pending United States patent application serial no. 10/259,757, filed September 30, 2002; co-pending United States patent application serial no. 10/259,858, filed September 30, 2002; co-pending United States patent application serial no. 10/259,382, filed September 30, 2002; co-pending United States patent application serial no. 10/259,380, filed September 30, 2002; co-pending United States patent application serial no. 10/259,353, filed September 30, 2002; co-pending United States patent application serial no. 10/259,352, filed September 30, 2002; and co-pending United States patent application serial no. 10/259,306, filed September 30, 2002. The entire contents of all of those applications are herein incorporated by reference in their entirety.

Field of the Invention

[0002] The present invention relates to a method of forming a protective barrier on a processing element, and more particularly to a method of adjoining adjacent protective barriers on a processing element.

Background of the Invention

[0003] The fabrication of integrated circuits (IC) in the semiconductor industry typically employs plasma to create and assist surface chemistry within a plasma reactor necessary to remove material from and deposit material to a substrate. In general, plasma is formed within the plasma reactor under vacuum conditions by heating electrons to energies sufficient to sustain ionizing collisions with a supplied process gas. Moreover, the heated electrons can have energy sufficient to sustain dissociative collisions and,

therefore, a specific set of gases under predetermined conditions (e.g., chamber pressure, gas flow rate, etc.) are chosen to produce a population of charged species and chemically reactive species suitable to the particular process being performed within the chamber (e.g., etching processes where materials are removed from the substrate or deposition processes where materials are added to the substrate).

[0004] Although the formation of a population of charged species (ions, etc.) and chemically reactive species is necessary for performing the function of the plasma processing system (i.e. material etch, material deposition, etc.) at the substrate surface, other component surfaces on the interior of the processing chamber are exposed to the physically and chemically active plasma and, in time, can erode. The erosion of exposed components in the plasma processing system can lead to a gradual degradation of the plasma processing performance and ultimately to complete failure of the system.

[0005] In order to minimize the damage sustained by exposure to the processing plasma, components of the plasma processing system, known to sustain exposure to the processing plasma, are coated with a protective barrier. For example, components fabricated from aluminum can be anodized to produce a surface layer of aluminum oxide, which is more resistant to the plasma. In another example, a consumable or replaceable component, such as one fabricated from silicon, quartz, alumina, carbon, or silicon carbide, can be inserted within the processing chamber to protect the surfaces of more valuable components that would impose greater costs during frequent replacement. Furthermore, it is desirable to select surface materials that minimize the introduction of unwanted contaminants, impurities, etc. to the processing plasma and possibly to the devices formed on the substrate.

[0006] In both cases, the inevitable failure of the protective coating, either due to the integrity of the protective barrier or the integrity of the fabrication of the protective barrier, and the consumable nature of the replaceable components demands frequent maintenance of the plasma processing system. This frequent maintenance can produce costs associated with plasma processing down-time and new plasma processing chamber components, which can be excessive.

Summary of the Invention

[0007] A method of forming a protective barrier on a processing element is described.

[0008] A method for adjoining two or more protective barriers on a processing element comprising: defining a transition region on the processing element, wherein the transition region comprises an overlap of a first protective barrier and a second protective barrier; applying the first protective barrier to a first region of the processing element, the first region comprising the transition region; treating a second region of the processing element in order to improve adhesion of the second protective barrier, the second region comprising the transition region; and applying the second protective barrier to the second region.

[0009] A processing element for a processing system comprising a first protective barrier coupled to a first region on the processing element; and a second protective barrier coupled to a second region on the processing element, wherein the first region and the second region overlap to form a transition region.

Brief Description of the Drawings

[0010] These and other advantages of the invention will become more apparent and more readily appreciated from the following detailed description of the exemplary embodiments of the invention taken in conjunction with the accompanying drawings, where:

[0011] FIG. 1 illustrates a schematic block diagram of a plasma processing system according to an embodiment of the present invention;

[0012] FIG. 2A presents an expanded cross-sectional view of a portion of a processing element in a plasma processing system as shown in FIG. 1;

[0013] FIG. 2B presents another expanded cross-sectional view of a portion of a processing element in a plasma processing system as shown in FIG. 1;

[0014] FIG. 2C presents another expanded cross-sectional view of a portion of a processing element in a plasma processing system as shown in FIG. 1;

[0015] FIG. 2D presents another expanded cross-sectional view of a portion of a processing element in a plasma processing system as shown in FIG. 1; and

[0016] FIG. 3 presents a method of forming a protective barrier on a processing element in a plasma processing system according to an embodiment of the present invention.

Detailed Description of an Embodiment

[0017] A plasma processing system 1, such as one capable of plasma etching, is depicted in FIG. 1 comprising a processing chamber 10, an upper assembly 20, an upper wall 24, a substrate holder 30 for supporting a substrate 35, and a pumping duct 40 coupled to a vacuum pump (not shown) for providing a reduced pressure atmosphere 11 in processing chamber 10. Processing chamber 10 can, for example, facilitate the formation of a processing plasma in a process space 12 adjacent substrate 35. The plasma processing system 1 can be configured to process various substrates (i.e. 200 mm substrates, 300 mm substrates, or larger).

[0018] In the illustrated embodiment, upper assembly 20 can comprise at least one of a cover, a gas injection assembly, and an upper electrode impedance match network. For example, the upper wall 24 can, for example, be configured to comprise an electrode having an electrode plate that is coupled to a radio frequency (RF) source, and therefore facilitate an upper electrode for the plasma processing system 1. In another alternate embodiment, the upper assembly 20 comprises a cover and an upper wall 24, wherein the upper wall 24 is maintained at an electrical potential equivalent to that of the processing chamber 10. For example, the processing chamber 10, the upper assembly 20, and the upper wall 24 can be electrically connected to ground potential, and facilitate a grounded wall for the plasma processing system 1.

[0019] Processing chamber 10 can, for example, further comprise a deposition shield 14 for protecting the plasma processing chamber 10 from the processing plasma in the process space 12, and an optical viewport 16. Optical viewport 16 can comprise an optical window 17 coupled to the

backside of an optical window deposition shield 18, and an optical window flange 19 can be configured to couple optical window 17 to the optical window deposition shield 18. Sealing members, such as O-rings, can be provided between the optical window flange 19 and the optical window 17, between the optical window 17 and the optical window deposition shield 18, and between the optical window deposition shield 18 and the processing chamber 10. Optical window deposition shield 18 can extend through an opening 70 within deposition shield 14. Optical viewport 16 can, for example, permit monitoring of optical emission from the processing plasma in process space 12.

[0020] Substrate holder 30 can, for example, further comprise a vertical translational device 50 surrounded by a bellows 52 coupled to the substrate holder 30 and the processing chamber 10, and configured to seal the vertical translational device 50 from the reduced pressure atmosphere 11 in processing chamber 10. Additionally, a bellows shield 54 can, for example, be coupled to the substrate holder 30 and configured to protect the bellows 52 from a processing plasma. Substrate holder 10 can further be coupled to a focus ring 60, and, optionally, a shield ring 56. Furthermore, a baffle plate 58 can, for example, extend about a periphery of the substrate holder 30.

[0021] Substrate 35 can be, for example, transferred into and out of processing chamber 10 through a slot valve (not shown) and chamber feed-through (not shown) via robotic substrate transfer system where it is received by substrate lift pins (not shown) housed within substrate holder 30 and mechanically translated by devices housed therein. Once substrate 35 is received from the substrate transfer system, it is lowered to an upper surface of substrate holder 30.

[0022] Substrate 35 can be, for example, affixed to the substrate holder 30 via an electrostatic clamping system. Furthermore, substrate holder 30 can, for example, further include a cooling system including a re-circulating coolant flow that receives heat from substrate holder 30 and transfers heat to a heat exchanger system (not shown), or when heating, transfers heat from the heat exchanger system to substrate holder 30. Moreover, gas can, for example, be delivered to the back-side of substrate 35 via a backside gas system to improve the gas-gap thermal conductance between substrate 35 and substrate holder 30. Such a system can be utilized when temperature control

of the substrate is required at elevated or reduced temperatures. In other embodiments, heating elements, such as resistive heating elements, or thermo-electric heaters/coolers can be included.

[0023] In the illustrated embodiment, shown in FIG. 1, substrate holder 30 can comprise an electrode through which RF power is coupled to the processing plasma in process space 12. For example, substrate holder 30 can be electrically biased at a RF voltage via the transmission of RF power from a RF generator (not shown) through an impedance match network (not shown) to substrate holder 30. The RF bias can serve to heat electrons to form and maintain plasma. In this configuration, the system can operate as a reactive ion etch (RIE) reactor, wherein the chamber and upper gas injection electrode serve as ground surfaces. A typical frequency for the RF bias can range from 1 MHz to 100 MHz, for example, 13.56 MHz. RF systems for plasma processing are well known to those skilled in the art.

[0024] Alternately, the processing plasma formed in process space 12 can be formed using a parallel-plate, capacitively coupled plasma (CCP) source, an inductively coupled plasma (ICP) source, transformer coupled plasma (TCP) source, any combination thereof, and with and without DC magnet systems. Alternately, the processing plasma in process space 12 can be formed using electron cyclotron resonance (ECR). In yet another embodiment, the processing plasma in process space 12 is formed from the launching of a Helicon wave. In yet another embodiment, the processing plasma in process space 12 is formed from a propagating surface wave.

[0025] Referring still to FIG. 1, plasma processing device 1 comprises one or more processing elements, each of which can be exposed to the processing plasma in process space 12, and are, therefore, subject to potential erosion during processing. For example, the one or more processing elements can comprise an electrode plate, a deposition shield, a chamber liner, a bellows shield, a baffle plate, an optical window deposition shield, a shield ring, a focus ring, etc. In order to mitigate erosion of the exposed processing elements by the processing plasma and any subsequent contamination of the substrate, the processing elements are coated with a protective barrier.

[0026] In an embodiment, as depicted in FIG. 2A, a processing element 100 comprises a transition region 110, wherein a first protective barrier 120 is

adjoined with a second protective barrier 130. For example, the transition region can define the extent of overlap between the first protective barrier 120 and the second protective barrier 130. As shown in FIG. 2A, the transition region 110 can comprise an edge, wherein the edge can be characterized by at least one edge radius 112. Moreover, in this example, the transition region 110 can extend from 0 to 100% of the radial arc of the edge.

[0027] Either protective barrier 120, 130 can, for example, comprise one of a surface anodization, a coating formed using plasma electrolytic oxidation, or a spray coating such as a thermal spray coating. In an embodiment, either protective barrier 120, 130 can comprise at least one of Al_2O_3 and Y_2O_3 . In another embodiment, either protective barrier 120, 130 comprises at least one of a III-column element (column III of periodic table) and a Lanthanon element. In another embodiment, the III-column element comprises at least one of Yttrium, Scandium, and Lanthanum. In another embodiment, the Lanthanon element comprises at least one of Cerium, Dysprosium, and Europium. In another embodiment, the compound forming protective layer comprises at least one of Ytria (Y_2O_3), Sc_2O_3 , Sc_2F_3 , YF_3 , La_2O_3 , CeO_2 , Eu_2O_3 , and DyO_3 . In another embodiment, either protective barrier 120, 130 can comprise Keronite (surface coating treatment commercially available from Keronite Limited, Advanced Surface Technology, PO Box 700, Granta Park, Great Abington, Cambridge CB1 6ZY, UK). In another embodiment, either protective barrier 120, 130 can comprise at least one of silicon, silicon carbide, alumina, Teflon, Vespel, or Kapton. For example, the first protective barrier 120 can comprise surface anodization, and the second protective barrier 130 can comprise a spray coating.

[0028] As illustrated in FIG. 2A, the transition region 110 can comprise an edge of the processing element 100, and the edge can be machined to comprise an edge radius 112. The edge radius 112 can exceed 0.5 mm, and, for example, it can range from 0.5 mm to 2 mm. Alternately, the edge radius 112 can exceed 2 mm. Alternately, the edge radius can approach an infinite radius (i.e. a flat surface). As illustrated in FIG. 2B, the first protective barrier 120 can be applied to a first region 140 of the processing element in order to extend over at least a portion of the transition region 110. For example, when the transition region 110 comprises an edge, the extension of the first

protective barrier 120 over the transition region 110 should comprise at least 50% of the edge radial arc, and desirably, the extension ranges from 90 to 110% of the edge radial arc. The application of the first protective barrier can include masking regions, or surfaces, of the processing element in order to prevent the application of the first protective barrier 120 to these regions/surfaces. Moreover, the application of the first protective barrier 120 can further include subsequent re-machining of regions, or surfaces, of the processing element 100 where the application of the first protective coating 120 is undesirable.

[0029] Following the application of the first protective barrier 120, a second region 142 of the processing element 100 can be altered in order to roughen the surface layer of the second region 142. The altering of the second region 142 can, for example, comprise grit blasting. As illustrated in FIG. 2C, the second region 142 (highlighted by the thick dashed line) comprises a portion of the first region 140 and extends over at least a portion of the transition region 110 of the processing element. For example, when the transition region 110 comprises an edge, the extension of the second region 142 should comprise at least 50% of the edge radial arc as shown in FIG. 2C.

[0030] Following the altering of the second region 142, the second protective barrier 130 can be applied to a third region 144 of the processing element in order to extend over the transition region 110 and partially cover the first protective barrier 120. For example, when the transition region 110 comprises an edge, the extension of the second protective barrier 130 over the transition region 110 should comprise at least 50% of the edge radial arc, and desirably, the extension ranges from 90 to 110%, as illustrated in FIG. 2D. The application of the second protective barrier 130 can include masking regions, or surfaces, of the processing element in order to prevent the application of the second protective barrier 130 to these regions/surfaces.

[0031] FIG. 3 presents a method of adjoining adjacent coatings following the description set forth above. The method is presented in flow chart 500 beginning with step 510, wherein a transition region is defined on at least one portion of a processing element. For example, the transition region can comprise at least a portion of an edge having an edge radius on the processing element. The processing element can, for example, be fabricated

using at least one of machining, polishing, and grinding. For example, the processing element described above can be machined according to specifications set forth on a mechanical drawing, using conventional techniques including a mill, etc. The techniques for machining a component using, for example, a mill, are well known to those skilled in the art of machining such materials. The processing element can, for example, comprise aluminum.

[0032] In step 520, a first protective barrier is formed on a first region of the processing element, wherein the first region includes the transition region of the processing element. The first protective barrier can, for example, comprise a surface anodization layer. At least one of masking or re-machining can be performed to ensure conformance of the first protective barrier to the first region.

[0033] In step 530, a second region of the processing element also occupying the transition region can be altered to promote improved adhesion of a second protective barrier, particularly over the transition region. The altering of the second region can, for example, comprise grit blasting.

[0034] In step 540, a second protective barrier is formed on the second region of the processing element. The second protective barrier can, for example, comprise a surface spray coating. At least one of masking or re-machining can be performed to ensure conformance of the second protective barrier to the second region.

[0035] Although only certain exemplary embodiments of this invention have been described in detail above, those skilled in the art will readily appreciate that many modifications are possible in the exemplary embodiments without materially departing from the novel teachings and advantages of this invention. Accordingly, all such modifications are intended to be included within the scope of this invention.

CLAIMS:

What is claimed is:

1. A method for adjoining at least two protective barriers on a processing element comprising:
 - defining a transition region on said processing element, wherein said transition region comprises an overlap of a first protective barrier and a second protective barrier;
 - applying said first protective barrier to a first region of said processing element, said first region comprising said transition region;
 - treating a second region of said processing element in order to improve adhesion of said second protective barrier, said second region comprising said transition region; and
 - applying said second protective barrier to said second region.
2. The method as recited in claim 1, wherein said transition region comprises at least a portion of an edge.
3. The method as recited in claim 2, wherein said edge is characterized by at least one edge radius.
4. The method as recited in claim 3 further comprising forming said edge, wherein said edge comprises one edge radius, and said edge radius ranges from 0.5 mm to 5 mm.
5. The method as recited in claim 4, wherein said edge radius ranges from 0.5 mm to 2 mm.
6. The method as recited in claim 1, wherein said first protective layer and said second protective layer comprise at least one of a surface anodization, a coating formed using plasma electrolytic oxidation, and a spray coating.

7. The method as recited in claim 1, wherein said first protective layer and said second protective layer comprise at least one of alumina, carbon, silicon carbide, silicon, quartz, Teflon, Vespel, and Kapton.

8. The method as recited in claim 1, wherein said first protective barrier and said second protective barrier comprise at least one of a III-column element and a Lanthanum element.

9. The method as recited in claim 1, wherein said first protective barrier and said second protective barrier comprise at least one of Yttria (Y_2O_3), Sc_2O_3 , Sc_2F_3 , YF_3 , La_2O_3 , CeO_2 , Eu_2O_3 , and DyO_3 .

10. The method as recited in claim 1, wherein said first protective barrier comprises a surface anodization, and said second protective barrier comprises a spray coating.

11. The method as recited in claim 1, wherein said treating comprises grit blasting.

12. A processing element for a processing system comprising:
a first protective barrier coupled to a first region on said processing element; and
a second protective barrier coupled to a second region on said processing element,
wherein said first region and said second region overlap to form a transition region.

13. The processing element as recited in claim 12, wherein said second region is treated to improve the adhesion of said second protective barrier.

14. The processing element as recited in claim 13, wherein said treating comprises grit blasting.

15. The processing element as recited in claim 12, wherein said transition region comprises at least a portion of an edge.

16. The processing element as recited in claim 15, wherein said edge is characterized by at least one edge radius.

17. The processing element as recited in claim 16, wherein said edge comprises one edge radius, and said edge radius ranges from 0.5 mm to 5 mm.

18. The processing element as recited in claim 17, wherein said edge radius ranges from 0.5 mm to 2 mm.

19. The processing element as recited in claim 12, wherein said first protective layer and said second protective layer comprise at least one of a surface anodization, a coating formed using plasma electrolytic oxidation, and a spray coating.

20. The processing element as recited in claim 12, wherein said first protective layer and said second protective layer comprise at least one of alumina, carbon, silicon carbide, silicon, quartz, Teflon, Vespel, and Kapton.

21. The processing element as recited in claim 12, wherein said first protective barrier and said second protective barrier comprise at least one of a III-column element and a Lanthanum element.

22. The processing element as recited in claim 12, wherein said first protective barrier and said second protective barrier comprise at least one of Yttria (Y_2O_3), Sc_2O_3 , Sc_2F_3 , YF_3 , La_2O_3 , CeO_2 , Eu_2O_3 , and DyO_3 .

23. The processing element as recited in claim 12, wherein said first protective barrier comprises a surface anodization, and said second protective barrier comprises a spray coating.

24. The processing element as recited in claim 12, wherein the first and second protective barriers comprise the same material.

25. The processing element as recited in claim 12, wherein the first and second protective barriers comprise different materials.




FIG. 1.




FIG. 2A.




FIG. 2B.




FIG. 2C.




FIG. 2D.




FIG. 3.

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.